Abstract-This paper analyses the frequency limitations of an active rectifier for RFID applications that has been optimised for 13.56 MHz. The rectifier utilises an active MOS diode with threshold cancellation and a control scheme to reduce reverse leakage. The rectifier is implemented in AMS 0.35 μm CMOS and simulated in Cadence Spectre. For an input voltage of 2 V and an output current of 20 μA, a power and voltage conversion efficiency of 83 % and 89 %, respectively, are achieved at 13.56 MHz. We show that reducing the width of the main MOS transistor from 90 to 60 μm improves the upper frequency limit, but beyond 30 MHz the finite speed of the threshold cancellation control circuit limits the efficiency of the rectifier circuit.
I. INTRODUCTION
Radio frequency identification (RFID) has been expanding continuously to new areas and applications. Access control, public transport, industrial automation and tracking of materials and goods in production flow [1] [2] are just a few examples. An RFID system consists mainly of two parts: a reader unit and a transponder, also called tag. The latter can either be active or passive. Active tags have their own power supply whereas passive tags are remotely powered by the reader unit through a magnetic or electromagnetic field, depending on the frequency of the RF signal transmitted. The signal is rectified in the tag to provide the necessary DC voltage for the operation of the tag. Since the power level of the transmitted signal is relatively small, it is important to achieve a high voltage and power conversion efficiency (VCE/PCE) of the rectifier in the tag. There are several factors that influence the PCE of rectifiers. Firstly, the fixed turn-on voltage of the diodes does not only define the dead zone where the received induced AC voltage level is not sufficient to power up the tag, it also generates a power loss in the diode which is directly proportional to the conducted current. The turn-on voltage is dependent on the threshold voltage of the diode. Schottky diodes have a very low threshold compared to MOS diodes, but are only available in advanced CMOS processes which increases the costs. One cost-efficient alternative is the use of a threshold cancellation technique [3] , [4] , [5] to minimise the power loss in the diode and thereby increase the PCE. A more detailed description of a threshold cancellation technique follows in the next section. A second important factor which leads to a decrease in PCE is reverse leakage.
Several control schemes, based on comparators, have also been investigated to minimise this problem [6] , [7] .
One key challenge in the use of passive tags in industrial harsh environment is the transfer of energy over long distances and to tags of unknown orientation. Previous work on RFID systems for applications in tracking production flows concentrated on the frequency band around 125 kHz. It could be beneficial to shift the frequency band to around 13.56 MHz or even higher. Even though the permissible magnetic field power is lower than on 125 kHz, but only by 6 dB (EU directive 2013/752/EU), the frequency is around a factor of 100 higher, which means the induced voltage in an antenna could, theoretically, be up to 50 times higher at 13.56 MHz. This in turn means the active diode will be turned on earlier and hence, will lead to lower loss. Another advantage that comes with higher frequencies is the fact that it allows for simpler antennas with lower inductance and thus lower number of turns.
Many publications on rectifier circuits with the aim to improve their operation at 13.56 MHz exist. However, a quantitative comparison is rather difficult as the general conditions like input voltage and output resistance vary a lot. In [6] a full wave active rectifier with 2 V input and a 500 Ω output resistance achieves a PCE of about 84 %. Another active full wave rectifier is presented in [7] . Here a PCE greater than 80 % is reported for input voltages above 2 V. A voltage doubler rectifier with 500 mV input and a 10 kΩ output resistance is presented in [8] . For this setup the rectifier achieves a PCE of 80 %. Some of these works looked briefly into the operation at frequencies above 13.56 MHz but without further investigation of frequency limitations.
In this work a MOS rectifier with threshold cancellation and a reverse leakage control scheme is investigated in terms of its frequency response and limitations for frequencies above 1 MHz. The circuit is optimised for 13.56 MHz operation and the limitations incurred as the frequency is increased are analysed. In section II the initial circuit used for the investigation is presented, including a short illustration of the applied threshold cancellation technique and the optimisation of the circuit for 13.56 MHz. The frequency response and limitations of the optimised circuit are described in section III. Various steps to increase the frequency range are investigated and the simulation results that were obtained with Cadence Spectre are presented and discussed. Conclusions follow in section IV. 
II. CIRCUIT DESIGN

A. Utilised Rectifier
As a starting point served the circuit presented in [9] , also shown in Fig. 1 . It is based on an internal threshold cancellation technique for MOS diodes and, in addition, utilises a control scheme to minimise reverse leakage. The main idea of the threshold cancellation technique is to place a diode connected MOS transistor (M 2 in Fig. 1 ) between drain and gate of the MOS diode M 1 to reduce the effective threshold of it. However, the reverse leakage will increase rapidly when the transistor M 1 is reverse-biased if the effective threshold is reduced. To minimise the reverse leakage, a CMOS inverter, M 3 and M 4 , is added. Its purpose is to switch between activating the threshold cancellation during the positive halfperiod of the input signal and turning off M 1 completely during the negative half-period. By operating M 1 as a reducedthreshold MOS diode rather than as a pure CMOS switch, the exact timing of the turn on and turn off instances becomes less critical. Thus, the need for a fast and highly accurate control circuit is reduced and a simple driver circuit as shown in Fig. 1 has been shown to be sufficient for operation at low frequencies up to 1 MHz.
In the original design, which was optimised for 1 MHz, the widths of the transistors M 1 , M 2 , M 3 , M 4 and M 5 were chosen as follows: 200 μm, 1 μm, 5 μm, 5 μm and 1 μm, respectively. The resistor sizes R b2 and R b5 were set to 700 kΩ and 1 MΩ, respectively.
B. Optimisation for 13.56 MHz
This and all following circuits were implemented in the AMS 0.35 μm CMOS process and simulated with Cadence Spectre.
At an operating frequency of 1 MHz, the circuit with its original parameters, an input voltage of 2 V and an output current of 20 μA achieved a PCE and VCE of 84.9 % and 92.4 %, respectively. The distribution of power dissipation in selected components are shown in table I. The biggest loss contributor is M 1 with 42 % of the overall loss. With the frequency increased to 13.56 MHz the PCE and VCE dropped down to 79.2 % and 86.6 %, respectively and the power dissipation in M 1 increased to 57 % of the overall loss. Fig. 2 shows the voltage signal at the gate of M 1 as well as the current through the transistor for both operation at 1 and 13.56 MHz. In the latter case it becomes apparent that M 1 doesn't switch fast enough, so neither threshold cancellation nor leakage control are working to their full potential as the frequency increases. There are two possibilities to overcome this problem and to thereby increase efficiency; decrease the width of M 1 and increase the current that can be sunk by M 4 when turning on M 1 . To achieve the latter, R b2 has to be decreased and M 2 scaled accordingly to keep the desired threshold cancellation voltage. This leads to a trade-off because it in turn means a higher current through the resistor and thus higher loss in power. A parametric analysis of the width of M 1 shows that decreasing the width to 90 μm results in the highest PCE at 13.56 MHz. Further parametric analyses were performed to determine the the optimum values for R b2 (700 kΩ) and the widths (3 μm) of the transistors (M 3 and M 4 ) of the inverter. With the circuit parameters changed to the optimum values, the PCE and VCE could be increased up to 82.9 % and 89.2 %, respectively, only slightly below the achieved values at an operating frequency of 1 MHz. Still M 1 remains the main contributor to the power dissipation, with 50 % of the overall loss.
III. FREQUENCY LIMITATIONS
To investigate the optimised circuit's frequency response and its limits, the frequency was first doubled from 13.56 MHz onwards and later some intermediate steps were added. Already at around 30 MHz the PCE and VCE started to drop significantly (Fig. 3) . The power loss distribution in Table I shows, that again, M 1 is the main contributor with its power loss increased to 62 % of the overall loss at 27.12 MHz. Similarly as for the original circuit, the switching speed of M 1 is the limiting parameter. Choosing a smaller width increases the switching speed and should in turn result in better performance at higher frequency. But this comes with the cost of slightly lower PCE and VCE when operating at 13.56 MHz, where optimal performance was obtained for a width of M 1 of 90 μm. Choosing a width W 1 smaller than the optimal width found for 13.56 MHz and no other changes in the circuit's design improved the circuit's behaviour for higher frequencies. For W 1 = 60 μm the loss in PCE at 13.56 MHz compared to the width W 1 = 90 μm is negligibly small (< 0.5 %) but in turn the PCE only starts dropping significantly at around 50 MHz compared to around 30 MHz for the width W 1 = 90 μm as shown in Fig. 4 .
As seen in Table I , with increasing frequency the additional power loss occurs mainly in M 1 due to the increase in reverse leakage caused by a delay in the switching time. To further investigate the source of the delayed switching and to investigate the possible upper limits of this circuit configuration, an ideal pulsed voltage source was placed at 0.5 (7 %) 0.6 (7 %) 0.5 (7 %) 0.6 (7 %) 0.4 (6 %) 0.4 (6 %) 0.5 (6 %) 0.4 (7 %) 0.5 (6 %) M4 0.3 (5 %) 0.6 (7 %) 0.5 (7 %) 0.6 (7 %) 0.2 (3 %) 0.2 (4 %) 0.5 (6 %) 0.4 (6 %) 0.6 (6 %) the gate of M 1 to ensure precisely timed switching (Fig. 5) . The inverter transistors M 3 and M 4 were kept to include their power dissipation in the simulations for better comparison with the simulations from the optimised circuit. With the ideal pulsed voltage source at gate M 1 the PCE could be kept above 80 % for frequencies up to 100 MHz. Even then, it only slowly decreased and was above 70 % for frequencies up to about 600 MHz. The frequency behaviour is plotted in Fig. 6 . The power dissipation in M 1 only slowly increased with increasing frequency (about 10 % from 13 to 400 MHz), whereas a significant increase in power dissipation could be registered for M 5 , which accounts for the main part of the additional loss for higher frequencies in this setup, as shown in Table I . Sharp signal slopes could be established with the pulsed voltage source at the gate of M 1 . Both the threshold cancellation and the control scheme for minimising the reverse leakage could then work in a proper manner, resulting in high PCE and VCE and showing that the active MOS diode is well capable of operating at high frequencies.
In the next step the ideal pulsed voltage source was moved from M 1 to the inverter stage M 3 /M 4 . One pulsed voltage source was placed at the gate of M 3 to replace the driver circuit formed by M 5 and R b5 . Again, both these components were kept to include their power dissipation in the simulation for better comparison with the former simulations. Another pulsed voltage source was placed at the gate of M 4 . With this setup the PCE droped below 80 % at around 25 MHz and below 70 % at around 40 MHz. Again, the main part of the loss occurred in M 1 due to M 3 /M 4 not being able to drive the gate of M 1 sharply enough. Changing the widths of the inverter did not result in any improvement.
As another attempt to increase the PCE by improving the switching characteristics, two more inverter stages were added in series between the M 3 /M 4 stage at the gate of M 1 . The inverters were scaled with the factor e. A slight decrease in power loss in M 1 due to reduced leakage could be observed, but not enough to make up for the increased power dissipation due to the additional transistors of the additional inverter stages.
IV. CONCLUSION
The frequency response of an active RFID rectifier was investigated. The circuit used here utilises an active MOS diode with a threshold cancellation technique and a control scheme to minimise reverse leakage. After optimisation and slight modification, the simulations, done with Cadence Spectre in AMS 0.35 μm CMOS, showed that the rectifier is well suitable for RFID applications operating at 13.56 MHz as it reaches both high PCE (83 %) and VCE (89 %). For frequencies up to 30 MHz it still shows acceptable performance with a PCE well above 70 %. It was also shown that the active MOS diode is well capable of operating at high frequencies if sharp switching characteristics can be established at its gate. The key challenge for this lies in the steering of the signal which is generated by the preceding inverter stage.
